- High Current Triacs
- 16 A RMS
- Glass Passivated Wafer
- 400 V to 800 V Off-State Voltage
- 125 A Peak Current
- Max I_{GT} of 50 mA (Quadrants 1 3)

Pin 2 is in electrical contact with the mounting base.

MDC2ACA

absolute maximum ratings over operating case temperature (unless otherwise noted)

RATING			VALUE	UNIT
	TIC246D		400	
Repetitive peak off-state voltage (see Note 1)	TIC246M	M	600	V
	TIC246S	V_{DRM}	700	
	TIC246N		800	
Full-cycle RMS on-state current at (or below) 70°C case temperature (see Note 2)			16	Α
Peak on-state surge current full-sine-wave (see Note 3)			125	Α
Peak gate current			±1	Α
Operating case temperature range			-40 to +110	°C
Storage temperature range			-40 to +125	°C
Lead temperature 1.6 mm from case for 10 seconds			230	°C

- NOTES: 1. These values apply bidirectionally for any value of resistance between the gate and Main Terminal 1.
 - 2. This value applies for 50-Hz full-sine-wave operation with resistive load. Above 70°C derate linearly to 110°C case temperature at the rate of 400 mA/°C.
 - 3. This value applies for one 50-Hz full-sine-wave when the device is operating at (or below) the rated value of peak reverse voltage and on-state current. Surge may be repeated after the device has returned to original thermal equilibrium.

electrical characteristics at 25°C case temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT
I _{DRM}	Repetitive peak off-state current	V _D = rated V _{DRM}	I _G = 0	T _C = 110°C			±2	mA
I _{GTM}		V _{supply} = +12 V†	$R_L = 10 \Omega$	t _{p(g)} > 20 μs		5	50	mA
	Peak gate trigger	$V_{\text{supply}} = +12 \text{ V}^{\dagger}$	$R_L = 10 \Omega$	$t_{p(g)} > 20 \mu s$		-11	-50	
	current	$V_{\text{supply}} = -12 \text{ V}\dagger$	$R_L = 10 \Omega$	$t_{p(g)} > 20 \mu s$		-20	-50	
		V _{supply} = -12 V†	$R_L = 10 \Omega$	$t_{p(g)} > 20 \mu s$		28		
V _{GTM}		V _{supply} = +12 V†	$R_L = 10 \Omega$	t _{p(g)} > 20 μs		0.7	2	V
	Peak gate trigger	V _{supply} = +12 V†	$R_L = 10 \Omega$	$t_{p(g)} > 20 \mu s$		-0.8	-2	
	voltage	$V_{\text{supply}} = -12 \text{ V}\dagger$	$R_L = 10 \Omega$	$t_{p(g)} > 20 \mu s$		-0.8	-2	
		V _{supply} = -12 V†	$R_L = 10 \Omega$	$t_{p(g)} > 20 \mu s$		0.9	2	
V_{TM}	Peak on-state voltage	I _{TM} = ±22.5 A	I _G = 100 mA	(see Note 4)		±1.4	±1.7	V
I _H	Holding current	V _{supply} = +12 V†	$I_G = 0$	Init' I _{TM} = 100 mA		12	40	mA
		V _{supply} = -12 V†	$I_G = 0$	Init' $I_{TM} = -100 \text{ mA}$		-12	-40	ША

[†] All voltages are with respect to Main Terminal 1.

NOTE 4: This parameter must be measured using pulse techniques, t_p = ≤ 1 ms, duty cycle ≤ 2 %. Voltage-sensing contacts separate from the current carrying contacts are located within 3.2 mm from the device body.



TIC246 SERIES SILICON TRIACS

DECEMBER 1971 - REVISED MARCH 1997

electrical characteristics at 25°C case temperature (unless otherwise noted) (continued)


PARAMETER		TEST CONDITIONS			MIN	TYP	MAX	UNIT
IL	Latching current	$V_{\text{supply}} = +12 \text{ V}^{\dagger}$ $V_{\text{supply}} = -12 \text{ V}^{\dagger}$	(see Note 5)				80 -80	mA
dv/dt	Critical rate of rise of off-state voltage	V_D = Rated V_D	I _G = 0	T _C = 110°C		±400		V/µs
dv/dt _(c)	Critical rise of commutation voltage	V_D = Rated V_D di/dt = 0.5 $I_{T(RMS)}$ /ms		$T_{C} = 80^{\circ}C$ $I_{T} = 1.4 I_{T(RMS)}$	±1.2	±2		V/µs
di/dt	Critical rate of rise of on -state current	V_D = Rated V_D di_G/dt = 50 mA/ μ s	I _{GT} = 50 mA	T _C = 110°C		±200		A/µs


[†] All voltages are with respect to Main Terminal 1.

thermal characteristics

PARAMETER			TYP	MAX	UNIT
$R_{\theta JC}$	Junction to case thermal resistance			1.9	°C/W
$R_{\theta JA}$	Junction to free air thermal resistance			62.5	°C/W

TYPICAL CHARACTERISTICS







PRODUCT INFORMATION


NOTE 5: The triacs are triggered by a 15-V (open-circuit amplitude) pulse supplied by a generator with the following characteristics: $R_G = 100 \ \Omega$, $t_{p(g)} = 20 \ \mu s$, $t_r = \le 15 \ ns$, $f = 1 \ kHz$.

TYPICAL CHARACTERISTICS





LATCHING CURRENT






MECHANICAL DATA

TO-220

3-pin plastic flange-mount package

This single-in-line package consists of a circuit mounted on a lead frame and encapsulated within a plastic compound. The compound will withstand soldering temperature with no deformation, and circuit performance characteristics will remain stable when operated in high humidity conditions. Leads require no additional cleaning or processing when used in soldered assembly.



NOTES: A. The centre pin is in electrical contact with the mounting tab.

- B. Mounting tab corner profile according to package version.
- C. Typical fixing hole centre stand off height according to package version. Version 1, 18.0 mm. Version 2, 17.6 mm.

MDXXBE

PRODUCT INFORMATION

IMPORTANT NOTICE

Power Innovations Limited (PI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to verify, before placing orders, that the information being relied on is current.

PI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with PI's standard warranty. Testing and other quality control techniques are utilized to the extent PI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except as mandated by government requirements.

PI accepts no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor is any license, either express or implied, granted under any patent right, copyright, design right, or other intellectual property right of PI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

PI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS.

Copyright © 1997, Power Innovations Limited

